• Export

  • Collection

  • Album

Relationship between Silicon Via Size and Chip Impedance and Frequency Response in Semiconductor 3D Stacked TSV Technology

Volume 7,Issue 5

    Views:21Downloads:62

    • Relationship between Silicon Via Size and Chip Impedance and Frequency Response in Semiconductor 3D Stacked TSV Technology

    • Relationship between Silicon Via Size and Chip Impedance and Frequency Response in Semiconductor 3D Stacked TSV Technology
    • Vol. 7, Issue 5, Pages: 52-60(2026)  

    • DOI：10.47297/taposatWSP2633-456911.20260705    

    Scan QR Code

  •  
  •  

  • Full Text(HTML)

  • Figs( 3 ) Tabs( 9 )

  • References

  • Publication Info

  • Metrics

Sections
icon
The trial reading is over, you can activate your VIP account to continue reading.
Deactivate >
icon
The trial reading is over. You can log in to your account, go to the personal center, purchase VIP membership, and read the full text.
Already a VIP member?
Log in >
Alert me when the article has been cited
Submit